HP 13255

## TERMINAL DUPLEX REGISTER MODULE

Manual Part No. 13255-91031

REVISED

APR-14-78

### NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

## 1.0 INTRODUCTION.

The Terminal Duplex Register Module is a general purpose parallel input/output module for use in the HP 264XX DATA TERMINAL family. The interface has TTL levels (+5 volts and ground) for eight input data bits, eight output data bits, and eight input status bits. The module also has two command flip-flops (In and Out) for control of data flow. Jumper options allow the module to be configured in several ways for increased flexibility.

### 2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Terminal Duplex Register Module is contained in tables 1.0 through 6.4.

Table 1.0 Physical Parameters

Part   Number	Nomenclature	Size (L x W x D)   +/-0.100 Inches	-
02640 <b>-</b> 60031	8-Bit Duplex Register PCA	12.9 x 4.0 x 0.5	0.38
 		1	
j			
;		;	i
 		1	
İ		_i	
====================================		# = # = # = # = # = # = # = # = # = # =	
	Number of Backplane Slots R	equired: 1	!

Table 2.0 Reliability and Environmental Information

==		=
1		ı
		ĺ
ł	Environmental: ( X ) HP Class B ( ) Other:	i
ļ		1
		1
	Restrictions: Type tested at product level	١
j		ļ
1		ı
		į
=		ļ
1		į
1	Failure Rate: 0.609 (percent per 1000 hours)	ŀ
1		1

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

	-12 Volt Supply   -42 Volt Supply
a 190 mA   a mA	
	NOT APPLICABLE   NOT APPLICABLE
i	ì
115 volts ac	220 volts ac
a A	a) A !
NOT APPLICABLE	NOT APPLICABLE
	/ 045 ***
Clock Frequency:	4.YID MHZ
, 	; 

Table 4.0 Jumper Definitions

	Table 4.0 Jumper Deti 	::::::::::::::::::::::::::::::::::::::		
!	Function			
PCA   Designation	In	0ut		
Jumper A	1K Input termination   to GND	No Effect } } One in   } and		
8	1K Input termination     connected to +5V	One out   No Effect }		
C	Set Out FF on OUTPUT = Low	No Effect		
0	Not Used	Not Used		
! ! E		   Module ADDR4 = 1		
F		Module ADDR9 = 1		
G	Module ADDR10 = 0			
j H	   Module ADDR11 = 0	   Module ADDR11 = 1    		
, 	,   	,   		

Table 4.0 Jumper Definitions (Cont'd.)

PCA I-	Function			
Designation		0 u t		
=======================================				
!		!		
W2 - (U15)				
Jumper J	Low on DEVICE IN	I High on DEVICE IN		
i I	Resets In FF	Resets In FF		
K I	Low on DEVICE OUT	High on DEVICE OUT		
1	Resets Out FF	Resets Out FF		
[ [	COMMAND IN is high	COMMAND IN is low		
] [	when In FF is set	when In FF is set		
M	COMMAND OUT is high	COMMAND OUT is low		
1	when Out FF is set	when Out FF is set		
N	OUTPUT ENABLE is high	OUTPUT ENABLE always high		
1	when Out FF is set			
P	Selects negative 1			
	microsecond pulse	}  }		
İ		1) Selects only one. Others		
Q I	Selects positive 1 microsecond pulse	<ul><li>1) must be out. Signal goes</li><li>1) out at P2, Pin S.</li></ul>		
i i	misi sections parac	}		
R I	Selects +5 volts on	}  }		

5.0 Connector Information

Connector	I Signal	Signal
I and Pin No.	Name	Description
=======================================		=======================================
P1, Pin 1	+5V	+5 Volt Power Supply
-2		Not used
-3	SYS CLK	4.915 MHz System Clock
-4	 	Not used
-5	ADDRO	Negative True, Address Bit 0
-6	ADDR1	Negative True, Address Bit 1
-7	ADDRZ	Negative True, Address Bit 2
-8	!	Not used
-9	ADDR4	Negative True, Address Bit 4
-10	1	}  }
-11 I	t 1	}  } Not used
-12	•	}  }
-13		
-14	ADDR9	Negative True, Address Bit 9
<b>-15</b>	ADDR10	Negative True, Address Bit 10
-16	ADDR11	Negative True, Address Bit 11
-17	1	}  }
<b>-18</b>	1	}    Not used
-19	İ	
-20		
-21	1/0	Negative True, Input Output/Memory
-22		Ground Common Return (Power and Signal)   ====================================

Table 5.0 Connector Information (Cont'd.)

	Table 5±0 (	Connector Information (Cont'd.)
Connector	Signal	Signal
and Pin No.	Name	Description
=======================================	=======================================	
P1, Pin A	GND	Ground Common Return (Power and Signal)
-8		}
- C		} Not used
		1
-D	PWR ON	System Power On
	NATION - NATION STREET	
1 -E	8080	Negative True, Data Bus Bit 0
- F	BUS1	Negative True, Data Bus Bit 1
! -н	BUS 2	Negative True, Data Bus Bit 2
1	1 6032	I Negative fide pata 505 516 2
_ J	BU\$3	Negative True, Data Bus Bit 3
-K	J BUS4	Negative True, Data Bus Bit 4
1		
-L	BUS5	Negative True, Data Bus Bit 5
	l BUS6	
- M	8020	I negative index valands nic o
- N	BUS7	Negative True, Data Bus Bit 7
1		
-P	WRITE	Negative True, Write/Read Type Cycle
1	l	
-R	!	1)
	1	} Not used
- S	[ 	
Т	PRIOR IN	Bus Controller Priority In
,	1	
<b>-</b> U	PRIOR OUT	1 Bus Controller Priority Out
Ì	1	
- v	1	
	!	[]
-W	•	<pre> &gt; Not used  </pre>
- x	1	1)
- ^	<u> </u>	
j - Y	REQ	Negative True, Request (Bus Data
	!	Currently Valid)
!	!	
<b>-</b> Z		Not used

Table 5.1 Connector Information

*********					
Connector	Signal	Signal			
and Pin No.	Name	nescription			
======================================	=======================================				
P2, Pin 1	COMMAND IN	In Flip-Flop (Polarity selected by			
1	!	Jumper L)			
1					
- 2 1	DEVICE IN	In Flip-Flop Peset (Polarity selected by			
1		Jumper J)			
		1			
i - 3 i	DATA OUT 7	Negative True, Data Out Register Bit 7			
i		1			
i		i i			
- 4	DATA OUT 6	Negative True, Data Out Register Bit 6			
i		' 			
i - 5 i	DATA OUT 5	Negative True, Data Out Register Bit 5			
	5717 007 3	1			
1	1				
- 6	DATA OUT 4	Negative True, Data Out Register Bit 4			
	DATA 001 4	I			
! ! !	i	, ,			
-7 1	DATA OUT 3	Negative True, Data Out Register Bit 3			
- / !	DATA OUT 5	negative index bata out kegister bit 3			
1					
	DATA OUT 2				
- 8 !	DATA OUT 2	Negative True, Data Out Register Bit 2			
! !					
!					
- 9 !	DATA OUT 1	Negative True, Data Out Register Bit 1			
!					
	man visitation materials required filters and				
1 -10	DATA OUT ()	Negative True, Data Out Register Bit O			
!					
-11	STATUS 6	Status Bit 6			
1					
-12	STATUS 4	Status Bit 4			
1					
<b>-13</b>	STATUS 2	Status Bit 2			
1					
•		and the same of th			
-14	STATUS ()	Negative True, Status Bit 0			
-15	GROUND	Ground			

Table 5.1 Connector Information (Cont'd.)

=======================================			
Connector	Signal	Signal	
l and Pin No.	i Name	Description	
======================================	=======================================		
l P2, Pin A	I COMMAND OUT	Out Flip-Flop (Polarity selected by	
1	<b>l</b>	Jumper m)	
1	<b>[</b>		
- 8	DEVICE OUT	Out Flip-flop Reset (Polarity selected by	
1	<b>!</b>	Jumper K)	
1			
- C	DATA IN 7	Negative True, Data In Register 7	
1			
!			
- D	DATA IN 6	Negative True, Data In Register 6	
!			
_			
• E	DATA IN 5	Negative True, Data In Register 5	
1			
!   ** F	DATA IN 4	l Negotivo Tour Coto In Degister /	
-	I DATA IN 4	Negative True, Data In Register 4	
1	1	! !	
! н	DATA IN 3	Negative True, Data In Register 3	
1	I DATE IN S	l regulive fider bald in Restision 5	
i			
, j	DATA IN 2	Negative True, Data In Register 2	
i			
i			
i - K	I DATA IN 1	Negative True, Data In Register 1	
1	I		
1	-		
- L	DATA IN O	Negative True, Data In Register ()	
1	1	1	
M	STATUS 7	Status Bit 7	
Į.	1		
N	STATUS 5	Status Bit 5	
!	1		
- P	STATUS 3	Status Bit 3	
1	1	] ]	
   •• R	STATUS 1	Negative True, Status Bit 1	
, K	, STATUS I	r negative rider status off f	
	i	1 	
   • S	STROBE	Pulse or +5 Volts (Selectable by Jumpers)	

Table 6.0 Module Bus Pin Assignments

===		=======	
1	Function	1	l Bus I
1	Performed: Output Data	l Value	l Signal I
ĺ		======	
i		l X	I ADDR 15 I
i	Poll Bit: Not Applicable	i x	I ADDR 14 I
1	The state of the s	i x	ADDR 13
1	Module Address: (ADDR 11,10,9,4) = (HGFE)	i x	I ADDR 12 I
1	Address determined by	i Ĥ	ADDR 11
1 3	Jumpers H. G. F. and E	i G	ADDR 10
i I	Jumper Out = 1 Jumper In = 0	l F	I ADDR 9 I
1	Jumper out - 1 Jumper In - 0	i x	ADDR 8
<del>)</del> 1	Function Specifier: Not Applicable	i ŝ	I ADDR 7 I
i I	runction specifier: Not Applicable	i â	ADDR 7 1
1		i Â	· ·
1	Note: Our Oil Intercentables (Note: These signals	! X	
ļ •	Data Bus Bit Interpretation: (Note: These signals	•	
!	are negative true on the P2 interface.)	l X	ADDR 3 I
		l X	ADDR 2
1		1 X	ADDR 1
1	87 Output Data Bit 7	i X	I ADDR Ú I
İ		r	=============
		1 87	I BUS 7 I
1		1 86	BUS 6
1	86 Output Data Bit 6		l Bus 5 l
ł		1 84	BUS 4
		1 83	1 BUS 3 1
1		1 82	! BUS 2
l	B5 Output Data Bit 5	81	BUS 1
ł		1 80	l anz 0
1		=======	=======================================
		11=Logica	al 1=Bus Low
	B4 Output Data Bit 4	10=Logica	al O=Bus High!
l		X=Don't	Care !
		=======	========
			İ
	83 Output Data Bit 3		
ĺ			i
			•
ĺ			
i	B2 Output Data Bit 2		ļ
Ì			
ı			i
i			ĺ
1	B1 Output Data Bit 1		·
i			ľ
i			1
1			, 1
1	BO Output Data Bit O		' !
i			ï
· ===			 ====================================

Table 6.1 Module Bus Pin Assignments

Function					Bus
Performed:	Input Status			l Value	l Signal
				======	========
				, X	ADDR 15
Poll Bit:	Not Applicable			I X	ADDR 14
				1 X	ADDR 13
Module Add	ress: (ADDR 11	(10,9,4) =	(HGFE)	1 X	ADDR 12
	Address	determined	l by	1 H	ADDR 11
		H, G, F, a		l G	ADDR 10
	Jumper	Out = 1 J	umper In = 0	i F	ADDR 9
			,	i X	ADDR 8
Function S	pecifier: ADDR	0 = 0		i x	ADDR 7
		1 = 0		l X	ADDR 6
		2 = 0		i x	ADDR 5
	,,,,,,,	-		E	ADDR 4
				i x	ADDR 3
Data D	us Bit Interpre	tation:		i ô	ADDR 2
<b>2919</b> 0	as ore ruccible	CG C F O I I B		1 0	ADDR 1
				i	I ADDR ()
87 Inpu	t Status Bit 7			, ,	========
or ripu	C Status oft 7			87	BUS 7
				l B6	BUS 6
				l 85	l BUS 5
86 Inpu	+ C+C+ O++ 4			1 84	l BUS 4
eo Tuba	t Status Bit 6			1 83	1 8US 3
				1 82	1 8US 2
				1 81	803 2   BUS 1
85 Inpu	A CARALLE DEA E			1 80	I BUS O
Ba Indu	t Status Bit 5				::::::::::::::::::::::::::::::::::::::
					al 1=8us Lo
					at 1=5us to at 0=8us Hi
D / ******	A CARALLE DIA /			IX=Don't	
B4 Inpu	t Status Bit 4				
0.7					
83 Inpu	t Status Bit 3				
D 2 T	t Status Bit 2				
B2 Inpu	t status bit 2				
D4 Y-	4 C4 6 4 c C 4 4	,			
B1 Inpu	t Status Bit 1	} }	Th.a		
			These signals		
		}	negative true		
80 Inpu	t Status Bit O	<b>}</b>	the P2 interfa	ce.	

Table 6.2 Module Bus Pin Assignments

======================================	=======	
	1	Bus
Performed: Input Data	! Value	~
	======	•
	į X	I ADDR 15
Poll Bit: Not Applicable	1 X	ADDR 14
	l X	ADDR 13
Module Address: (ADDR 11,1(),9,4) = (HGFE)	l x	ADDR 12
Address determined by	н	ADDR 11
Jumpers H. G. F. and E	l G	ADDR 10
Jumper Out = 1   Jumper In = 0	l F	I ADDR 9
	I X	I ADDR 8
Function Specifier: ADDR 0 = 1	1 X	ADDR 7
ADDR 1 = 0	ł X	I ADDR 6
ADDR 2 = 1	ł x	ADDR 5
	l E	ADDR 4
	i x	ADDR 3
Data Bus Bit Interpretation: (Note: These signals	íô	I ADDR 2
are negative true on the P2 interface.)	1 0	ADDR 2
are negative true on the 12 interrace.	1 1	I ADDR ()
B7 Input Data Bit 7	1	AUDK ()   
or input vata bit r	1 07	
	1 B7	BUS 7
	1 86	BUS 6
	1 85	BUS 5
B6 Input Data Bit 6	B4	BUS 4
	1 83	l BUS 3
	1 82	l Bus 2
	l B1	l 80 <b>s</b> 1 i
B5 Input Data Bit 5	I B0	l Bu <b>s</b> O i
	=======	=======================================
		al 1=Bus Low I
	10=Logica	at O=Bus Highl
B4 Input Data Bit 4	X≔Don't	Care I
	=======	=======================================
		Ì
83 Input Data Bit 3		
		, i
		1
82 Input Data Bit 2		i 1
was amput vato wit to		
		į
		!
D4 Tamus Naka D44 4		
B1 Input Data Bit 1		<b>!</b>
		ł
BO Input Data Bit O		!
		1
	=======	

Table 6.3 Module Bus Pin Assignments

Function Performed: Read Settings of Command Flip-Flops	l I Value	l Bus I Signa
Terrormed Node occurred of Communication Copy	======	
	1 X	I ADDR
	i â	I ADDR
	i â	ADDR
Poll Bit: Not Applicable	i â	
rott bit. Mot Apptitable	I A	I ADDR
Module Address: (ADDR 11/10/9/4) = (HGFE)	l G	I ADDR
	1 G	ADDR ADDR
Address determined by	*	I ADDR
Jumpers H, G, F, and E	! X	l ADDR
Jumper Out = 1 Jumper In = $0$	l X	ADDR
Franklin Constitute ADDD C	i x	ADDR
Function Specifier: ADDR 0 = 1	l x	I ADDR
ADDR 1 = 1	l E	ADDR
ADDR 2 = 0	l X	I ADDR
	1 0	I ADDR
Data Bus Bit Interpretation:	1 1	I ADDR
	1 1	I ADDR
87 In Flip-Flop (U = Reset, 1 = Set)	======	=======
	1 87	I BUS 7
	1 в6	BUS 6
	1 в5	l 808-5
86 Always ()	1 84	l - BU\$ 4
	I 83	I 808 3
	1 в2	I BUS 2
	1 81	l aus 1
B5 Always 0	1 80	8US 0
	=======	
	11=Logic	al 1=Bus
	10=Logic	at 0=Bus
B4 Always 0	Ix=Don't	Care
	========	
B3 Always 0		
•		
B2 Always 0		
•		
B1 Always 0		
· · · · · · · · · · · · · · · · · · ·		
80 Out Flip-Flop (0 = Reset, 1 = Set)		
of the top to head the test		

Table 6.4 Module Bus Pin Assignments

=======================================			=======================================	
Function		Command Flip-Flops		Bus
Performed:	(Input Op	eration)	l Value	
			•	======================================
			! X	ADDR 15
Poll Bit:	Not Applic	able	! X	ADDR 14
4.42		į X	ADDR 13	
Module Address: (ADDR 11,10,9,4) = (HGFE)		X	ADDR 12	
Address determined by Jumpers H, G, F, and E Jumper Out = 1 Jumper In = 0			I Н I G	I ADDR 11   I ADDR 10
			l F	I ADDR 10 I
	Jum	per out - 1 Jumper In - 0	İX	I ADDR 8 I
Eunstian Sn	ocifier:		i â	ADDR 7
Function Specifier:		i ŝ	I ADDR 6 I	
A 2 A	1 AO		i â	ADDR 5
==== ==:			ÎÊ	ADDR 4
	1 0	Output Pulse	l X	ADDR 3
<del>-</del> -	n n	Reset Out flip-flop	l A2	ADDR 2
•	0 1	Reset In flip-flop	I A1	ADDR 1
· ·	1 0	Set Out flip-flop	I AO	ADDR O
1	1 1	Set In flip-flop	======	=========
•			1 87	I BUS 7 I
			1 86	I BUS 6
Data Bu	s Bit Inte	rpretation:	1 85	BU <b>S 5</b>
			l 84	1 8US 4 1
87 Alway	<b>s</b> 0		1 83	BUS 3
			1 82	BUS 2
			81	I BUS 1
86 Alway	<b>s</b> 0		1 BO	Bu <b>s</b> 0
			•	
				al 1=Bus Low
B5 Alway	s ()			al O≕Bus Highl
			X≕Don't	- '
			========	
B4 Alway	<b>s</b> 0			
				!
B3 Alway	s ()			
82 Alway	- 0			
82 Alway	s U			
				ł
81 Alway	e N			
or Acway	5 U			
				! !
80 Alway	s ()			
~~~	<del>-</del> -			
				, 

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), and parts lists (02640-60031) located in the appendix.

The Terminal Duplex Register Module is very flexible and with jumper selection can provide many functions. The module can perform output only, input only, or input/output. It can be configured for either positive or negative logic (with processor inversion of data). If a minimum amount of status is needed, the status lines can be used for data input if desired. If DATA OUT and DATA IN lines are tied together, a bidirectional bus can be implemented. The Terminal Duplex Register Module consists of bus decoder logic, an address comparator, control logic, an output register, an input register and status, and a strobe generator.

- 3.1 BUS DECODER LOGIC.
- 3.1.1 The bus decoder logic receives the bus control inputs and the module address compare input and creates the internal signals which control the functions of the module. This logic decodes one output command (OUTPUT) and eight input commands or functions.
- 3.1.2 The bus decoder logic decodes bus control inputs I/O, WRITE, REQ, bus address information (ADDR2, ADDR1, and ADDR0), and the module address equal (ADDR=) signal from the address comparator block. In addition, it generates internal control signals OUTPUT, INPUT STATUS, INPUT DATA, and various control functions (STROBE TRIGGER, the set and reset commands of the flip-flops, and read Command F-F Status).
- 3.1.2.1 Two 4-input NAND gates (U35) decode the bus signals, thus determining the direction of data flow. The OUTPUT (U35, Pin 8) signal clocks data from PUSO through BUS7 into the output register (U18 and U28) on the positive edge of the pulse. If Jumper C is in, the OUTPUT signal also sets the Out flip-flop at U26, Pin 4. The JNPUT signal at U35, Pin 6 enables the 1-of-8 decoder (U34) to determine which input function will be active.

- 3.1.2.2 If INPUT is low, ADDR2, ADDR1, and ADDRO determine which command is decoded. INPUT DATA (U34, Pin 9), INPUT STATUS (U34, Pin 7), and CMD FF STATUS (U34, Pin 11) are inverted and control open-collector buffers which gate the information onto the terminal bus. The other input commands STROBE TRIGGER (Pin 10), RESET OUT FF (Pin 12), RESET IN FF (Pin 13), SET OUT FF (Pin 14), and SET IN FF (Pin 15), gate no information to the bus, and therefore, a byte of all "O" 's will be input.
- 3.2 ADDRESS COMPARATOR.
- 3.2.1 The address comparator determines if ADDR11, ADDR10, ADDR9, and ADDR4 on the data bus match the module address selected by four jumpers on the module. The Address Equal (ADDR=) signal from the address comparator enables the bus decoder logic to select the input/output commands for the Terminal Duplex Register Module.
- Four open-collector exclusive OR gates (U14) act as the comparator for ADDR11, ADDR10, ADDR9, and ADDR4. If an address compare exists, ADDR= will be true (high) at U14, Pins 3, 6, 8, and 11. ADDR= is combined with WRITE, I/O, and REQ to enable module commands. Module Jumpers E, F, G, and H control the module address configuration for ADDR4, ADDR9, ADDR10, ADDR11 respectively. A jumper in represents a logic O for that module address bit. (Refer to the jumper summary in table 4.0.)
- 3.3 CONTROL LOGIC.
- 3.3.1 The control logic consists of two command flip-flops (In and Out), gates which control set and resetting of these flip-flops, and gates which select logic polarities for control.
- 3.3.2 The In flip-flop and Out flip-flop are used to control the flow of data between the Terminal Duplex Register Module and the device it is controlling. Each flip-flop can be set and reset by the bus commands and can also be reset by the controlled device. The two command flip-flops are controlled separately allowing simultaneous input and output operations.

- 3.3.2.1 The In flip-flop (U26, Pin 9) is associated with the input register. The J-K flip-flop is reset by PWR ON (U24, Pin 6) and can be set/reset by input commands, or reset by DEVICE IN (P2, Pin 2). Jumper J on the module selects whether a high (jumper out) or low (jumper in) at P2, Pin 2 resets the In flip-flop with the K input at U26, Pin 12. Jumper L selects the logic polarity of COMMAND IN (P2, Pin 1). If Jumper L is in, then COMMAND IN will be high when the In flip-flop is set. If Jumper L is out, then COMMAND IN will be low when the In flip-flop is set. The In flip-flop is used to clock data (DATA IN CLK) into the input register (U18 and U28) when it makes a transition from on to off.
- 3.3.2.2 The Out flip-flop (U26, Pin 5) is associated with the output register. The J+K flip-flop is reset by PWR ON and can be set/reset by input com-

mands, reset by DEVICE OUT (P2, Pin B), or set with an OUTPUT command if Jumper C is in. Jumper K on the module selects whether a high (jumper out) or low (jumper in) at P2, Pin B resets the Out flip-flop with the K input at U26, Pin 2. Jumper M selects the logic polarity of COMMAND OUT (P2, Pin A). If Jumper M is in then COMMAND OUT will be high when the Out flip-flop is set. If Jumper M is out, then COMMAND OUT will be low when the Out flip-flop is set. If Jumper N is in, the Out flip-flop controls the output register buffers allowing a bidirectional open-collector bus.

3.3.2.3 One of the input commands, CMD FF STATUS (U34, Pin 11) enables the In and Out flip-flops to be read as status. Open-collector buffers (U25,

Pins 3 and 11) gate the In flip-flop to BUS7 and the Out flip-flop to
BUS0 when a CMD FF STATUS command is decoded by the bus decoder logic.

- 3.4 OUTPUT REGISTER.
- 3.4.1 The output register consists of two 4-bit D flip-flops (U18 and U28). The output data comes from the data bus and is clocked into the output register when an output command is decoded.
- 3.4.2 The output register receives an 8-bit byte from the bus and sends it out on the interface through open-collector buffers (U19 and U29). The Data Out signals are negative true and the buffers can be optionally controlled by the Out flip-flop allowing a bidirectional input/output bus configuration.

- 3.4.2.1 The two 4-bit D flip-flop registers are clocked on the positive edge of DATA OUT CLOCK at U36, Pin 2. They take the negative true signals from the terminal bus (BUSO through BUS7) and invert them by using the complemented output of the D flip-flops. This preserves positive logic
- 3.4.2.2 The open-collector buffers each have a pull-up resistor of 1K to +5 volts. Each buffer is capable of sinking 24 milliampers at 0.5 volts (low) or sourcing 2 milliamperes at +3 volts (high). The buffers can be controlled by the Out flip-flop if Jumper N is in.

on the PCA. The registers are all reset to "1" at power on.

- 3.5 INPUT REGISTER AND STATUS.
- 3.5.1 The input register latches eight data bits (DATA IN 0 to DATA IN 7 from the P2 connector. Each input bit has a pull-up resistor which can be biased by a jumper to either +5 volts or ground. The status bits are not latched and are available by an input command.
- 3.5.2 The input register (U39 and U49) and the Status In signals are the two input methods. Data In signals are clocked into the registers by an on-to-off transition of the In flip-flop and may be read thereafter by an Input Data command (see table 6.2). The status is not latched and is read directly to the bus.
- 3.5.2.1 The input register is made up of two 4-pit D flip-flops. Data is clocked into the input register by a positive edge on the DATA IN CLK, which is the complemented output of the In flip-flop. Inputs from the interface connector (P2) go directly to the D flip-flops. Each input has a 1K pull-up resistor, which can be connected to +5 volts (Jumper B in) or ground (Jumper A in). Jumpers A and B cannot be in simultaneously, otherwise a short from +5 volts to ground will exist. This feature allows a bias of less than +5 volts to be placed on the input lines if a resistor divider or Zener diode is used in Jumper A and B locations. The outputs of the D flip-flop register go to open-collector buffers (U38 and U48) which are enabled by the INPUT DATA command at U36, Pin 4.
- 3.5.2.2 The eight status input bits go directly to bus driving buffers (U58 and U59) which are enabled by INPUT STATUS at U36, Pin 6. Bits 1 and U go through Schmitt gates (U37, Pins 8 and 11) which invert the status popularity. Each status input bit has a 1K pull-up to +5 volts.

- 3.6 STROBE GENERATOR.
- 3.6.1 The strobe generator provides a 1-microsecond output pulse when triq-gered. This signal can be used to clock output or input data as necessary, or can be used as an interface clear function.
- 3.6.2 The pulse can be selected to be either negative or positive by Jumpers P and Q. If a pulse is not needed, another jumper allows +5 volts to be connected to the pulse output pin (to supply power or indicate power on).
- 3.6.2.1 The strobe is generated by a one-shot (monostable) function (U23) which is triggered by the negative edge of STROBE TRIGGER at U34, Pin 10. Two output buffers (U17, Pin 3 and 6) are connected to the outputs of the one-shot. Insertion of Jumper P or Jumper Q causes the PCA to provide a negative or a positive pulse, respectively.
- 3.6.2.2 If a one-shot function is not needed STROBE can be jumpered to +5 volts with Jumper R. Only one of the Jumpers P, Q, or R can be in at one time, otherwise damage to the PCA may occur. The +5 volts can be used for a power on indicator at P2, Pin S.





Figure 1
Terminal Duplex Redister Block Diagram
APR-14-78
13255-91031

# Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02 (40-60031	ı	TERMINAL DUPLEX REGISTER ASSEMBLY DATE CODE: A-1448-22 REVISION DATE: 04-15-76	28480	02640-60031
61 62 63 64 65	01 60-0393 0160-2204 0160-2055 0160-2055 0160-2055	1 1 10	CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD 100PF +-5% 300WVCC MICA CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER	56289 28480 28480 28480 28480	150D396X901082 0160-2204 0160-2055 0160-2055 0160-2055
C6 C7 C8 C9 C10	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 10CWVOC CER CAPACITOR-FXD .01UF +80-20% 10CWVOC CER CAPACITOR-FXD .01UF +80-20% 10CWVOC CER CAPACITOR-FXD .01UF +80-20% 10CWVOC CER CAPACITOR-FXD .01UF +80-20% 10CWVOC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C11 C12	0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 10CWVDC CER	28480 28480	0160-2055 0160-2055
E1	0340-0124	1	TERMINAL-STUD SGL-PIN PRESS-MTG	28480	0360-0124
K1 K2 K3 K4 K5	1810-0125 1810-0125 1810-0121 1810-0121 1810-0121	2 4	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG	11236 11236 28480 28480 28480	750 750 1810-0121 1810-0121 1810-0121
K6 K7	1810-0121 0663-2235	1	NETWORK-RES 9-PIN-SIP .15-PIN-SPCG RESISTOR 22K 5% .25W FC TC=-400/+800	28480 01121	1810-0121 CB2235
U14 U17 U18 U19 U23	1820-1215 1820-1209 1820-1195 1820-1209 1820-0207	1 8 4	IC-DIGITAL SN74LS136N TTL LS QUAD 2 IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS175N TTL LS QUAD IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL 9601PC TTL MONUSTBL	01295 01295 01295 01295 01295 07263	SN74L S136N SN74L S38N SN74L S175N SN74L S38N 9601PC
U24 U25 U26 U27 U28	1820-1201 1820-1209 1820-1212 1820-1211 1820-1195	1 1 1	IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND IC-DIGITAL SN74LS3BN TTL LS QUAD 2 NAND IC-DIGITAL SN74LS112N TTL LS DUAL IC-DIGITAL SN74LSB6N TTL LS QUAD 2 IC-DIGITAL SN74LSB6N TTL LS QUAD 2	01295 01295 01295 01295 01295	SN74L SO8N SN74L S38N SN74L S1 12N SN74L S86N SN74L S1 75N
U29 U34 U35 U30 U37	1820-1209 1820-1216 1820-1204 1820-1199 1820-1056	1 1 1	IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS138N TTL LS 3 IC-DIGITAL SN74LS20N TTL LS DUAL 4 NAND IC-DIGITAL SN74LS04N TTL LS HEX 1 IC-DIGITAL SN74LS04N TTL LS HEX 1	01295 01295 01295 01295 01295	SN74L538N SN74LS138N SN74LS2ON SN74LS2ON SN74LS2N
u38 U39 U48 U49 U58	1820-1209 1820-1195 1820-1209 1820-1195 1820-1209		IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS175N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS175N ITL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND	01295 01295 01295 01295 01295	SN74L S3 8N SN74L S1 75N SN74L S3 8N SN74L S3 8N SN74L S3 8N
U59	1820-1209		IC-DIGITAL SN74L\$38N TTL LS QUAD 2 NAND	01295	SN74L 538N
W1 W2	1200-0482 1200-0482	2	SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	91506 91506	516-AG11D



Terminal Duplex Register PCA Schematic Diagram APR-14-78 13255=91031

